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ABSTRACT 
This graduation project is entitled Designing Fax Modem using Vl lDL. This project 
is indeed the starting point the way of l!x ploring sccrl!t or embedded system. lt is actua lly 
a practice with the knowledge and hardware and sothvurc in computer organization and 
design. At first stage the archi tecture of fax modem wlll be analyzed and studied. Then 
the architecture of the fax modem is redesigned using hardware prototyping. The 
hardware prototyping is method that used to test and evaluate the design of a particular 
fax modem. Coding or programming with VHSIC Hardware Description Language 
(VHDL) undertakes this approach. 
Finally the completed programs and codes wi ll be simulated using the Xilinx Foundation 
Software. This report is a description of analysis and design of the modem. ror the 
implementation and simulation it will conducted continuously from this stage. This report 
including hooks, web pages art icles. The implication of this report 1s tht: undcrstnnding of 
the hierarchical and parallel nature of the fax modem that is the most important thing in 
order to design processor. 
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1.0 Introduction 
This project should be understood by anyone to control fa.x modem. In chapter 2, I 
introduce about modem first because a fax modem is like a regular modem except it is 
designed to transmit document to a fax machine or to another fa.x modem. Some but not t 
all fax modern can be do double either duty as regular modems. As regular m fax 
modem can be ei ther internal or external. Internal fax modems are often called fax board 
What important thing in my project I focus on modem control. Modem control is 
designed in UART.UART is a controlled chip that process data coming in and going out 
of the modem. So to more detai l about modem control will be conducted in chapter 4. 
I.I Scope 
Chapter 2: It covers about modem, explanation what is modem, how it work and used. 
standard for modem, types, classifying and how teaming proCl!SS cnn be 
made in modem. 
Chapter 3: Brief explanation on how programming is done by using VI IDL will be 
carried in this chaptt.!r. 
Chapter 4: It covl!rS thl! analysis and <ksigning prOCl!SS. 
Chaptt.!r 5: The rl!sult of l!vcry simulution and synthl!SIS process and the explanation of 
every module wlll he presented 
Chapter 6: Tht.! conclusum and suggestwn for futurl! enhancement arc discus. ed hen: 
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1.2 Objective 
The main objective of this project is to design, coding and simulate the modem 
control as core of cent ral processing unit using VHStC (Very High Speed 
Integrated Circuitry l lardwarc Description Language and Xilinx Software). 
After designing, coding and testing will be done to implement the instructions 
using VI IDL and then simulate it using a Xilinx Software. In fact, this project 
consists of a research in both computer software and hardware. Therefore it 
requires the understanding and knowledge in computer science especially 
programming and modem control architecture. 
The output of this project wi ll be a prototype of modem control using hardware 
description language. By using simulation program wi th appropriate simulation 
data, the result of all design stages can be verified, waveforms, timing diagram. It 
provides the user an overview of how modem working. 
1.3 Modeling tools 
In this research the modem control is used as test case to implement a typical 
simulated modem cont rol using Xilinx Soft ware. This approach allow the 
application of the existing high quality soflware development environment and 
focuses on processor development. 
More over ,the modem cont rol core will be described using the Vt IDL ( VHSIC 
llunh urc Dt:scri pt 1011 Language ). VII DL 1s an mdustry standard language used to 
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describe hardware from abstract to concrete level. It is rapidly being embraced 
as the universal communication medium of d~$i &n. Computl!r aided engineering 
workstation vendors throughput the industry are standardizing on VHDL as input 
and output from their tools. These tools include simulation tools, synthesis tools, 
layout tools , etc. 
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1.4 Project Schedule. 
Modem Control 
VllDL 
Design • 
Coding 
Testing 
Documentation 
March J\priil May June July August Sept 
Figure 1 : Grnr Sch1.:dulc for Prn.1cct 
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2.0 History Modem 
It was in the 1950s that the first modems were hdng devdoix.-d. There was a need to 
transmit data for North American air dcfe1n. c, so efforts were mnde to accomplish the 
goal of data transfer across the existing telephone wires. The air defense was using 
modems by the end of the 1950s, but the fi rst commercial device was not avai lable until 
1962. It was called the Bell 103, by AT&T. This fi rst modem allowed full-duplex 
transmission, and boasted data rates up to 300 bits per second. Shortly after the Bell 103, 
there came the Bell 212, which reached speeds of 1200 bits per second. rt also employed 
a method of modulation called phase-shift keying (PSK). This was a step up from the 
frequency-shi fl keying ( FSK) method that the Bell I 03 employed. 
Over the next fifteen years, the efTorts were to make the moderns transmit data at a higher 
rate. In order to accomplish this, the telephone system required some improvement. As it 
was, due to mutual interference of signals being attenuated at various rates through the 
system, there was smearing of data symbols .. To compensate for this, equalizers nc~cd to 
be appl ied to the telephone lines. The automatic adaptive equali~er was invented in 1965 
at Bell Laboratories by Robert Lucky. While equalizers had been used for some time, 
they required human intervent ion to be adjusted appropriately. With the ad ent of the 
automatic adaptive equalizer, data could be transmitted at high rates. as wns desired 
Modem technology also improved in this ti me, and by 1980, there exi. ted modem. that 
could transmit up to 14.4 kilobits per sccondl over four-wire leased lines 
6 
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By 1984, modems were to the point of transmitting 9.6 kilobits per St.'Cond over a single-
pair circuit on the telephone system. To make this n rcali t~ , nth anccs \\ Crc made in echo 
cancellation, which keeps the sending modem from pid.ing up its trnn, mittcd signal on 
its own receiver. This problem, of course, only presented it. elf when trying to send high 
speed data over a single circuit. Additionally, a new coded modulation with error 
correcting codes was developed. This integral error correction made the signal less 
susceptible to noise. 
Using the same sort of technology, modem speeds were increased to 14.4 kilobits per 
second by 199 1. Then, in 1994, it doubled to 28.8 kilobits per second. Soon after, there 
came 33.6, which was thought to be an upper limit for phone line transmisions. I3ut along 
came the 56k modem, and a new set of standards, so the speeds continue to push the 
envelope of the capacity of the telephone system. 
7 
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2.1 WHAT MODEMS ARE. 
A modem (short for Modulate Dc1nodulatc) is a digital communications device that 
enables data from computer to be transmit1cd over rl.!gulnr (i .e. analog), telephone line. 
Computers transmit data in digital format discrete" on" and "off" pulses. Telephone 
lines, designed for voice communication, transmit data in analog format continuous 
sound waves that vary in strength and frequency, depending on the volume and pitch of 
the sound. A modem converts (i.e. modulates) digital pulses from the computer into 
analog waves that can be sent overt the phorne line, and it also converts (i.e. demodulates) 
analog waves from the phone line into digi tal pulses that the computer can understand. 
(Actually, the telephone company lines arc analog only between the telephone company's 
switching station and the end user: between switching stations, signals are converted and 
transmitted in digital fonnat. ) 
A modulator converts a digital signa1l to an analog signal. A demodulator converts an 
analog signal to a digital signal 
8 
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2.2 MODEM CONCEPT 
1itching Station 
Modula tor 
Dcmodul111or 
Modulator 
Demodulator 
Figure 2 : Mt0den1 Concept 
Switching 
Station 
Figure show the relationship of modems to a communication link. The two PCs at the end 
are the DTEs: the modem arc the DCEs .The DTE create a digital signal and relays it to 
the modem via an interface (like the E I J\-2~32) The modulated signal is recci cd by the 
demodulation function of the second modem .The demodulator takes the /\SKJ'SK,PSK 
or QJ\M signal and decode it into whatever its format computer can accept. It then 
relays the resulting digital signal to the rece1iving computer ia interface. Each DCE mu. t 
be compatible with both its own DTE and with other I) Es. 
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2.3 WHEN MODEMS ARE USED 
Modems are employed when a library decides to use the public phone system 
(sometimes referred to as POTS plain old telephone set"\ ice)as a means of 
communicating between its LAN and remote computer. . Thc.:y provide both dial in and 
out capability. A library may use modems to: 
• Provide dial in access ("remote access service'') to its LAN. This 
might enable patrons to access the catalog and CD-ROM databases 
and staff to access fik~s on the LAN server from home. Remote 
access can also enable the LAN administrator to access the LAN 
from home when problems arise. 
• Connect to on line services or the internet .Modems can be used by 
staff to dial out to online services as Dialog or can provide the LAN 
with a dial up connection to an Internet Services Provider(lSP) for 
e-mai l and access to the World Wide Web. 
• Connect to LAN, allowing computers on the library I.A N to nccess 
files from the remote LAN allowing computers of the library LAN 
to access fil es from the remote LAN or the library 's parent 
organi1..ation. 
Using modems to connect a LAN to voice grade telephone lines is recommended mainly 
when occasional access is needed for a rclati cly small number of u ers. 
llowevcr ,phone lines have narrow handwidth(i c arc slow) arc subject to notsc and can 
10 
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only accommodate one user at time LAN that has multiple user requiring full time access 
and accommodate multiple users. 
2.4 llOW MODEMS ARE USED. 
There arc two way to connect to LAN to the phone system using modems. One is to set 
up a communications server (essentially a LAN workstation with one or several modems 
plus modems software) to act as an agent on behalf of the remote user. In this method, the 
remote user remote user dialing in to the LAN does not become a LAN client(i.e. does 
not have di rect access to the LAN ) ~rather the remote user only has access to 
communication server, which in tum has access to the LAN. To load files onto the fik 
server, for example, the remote user first must load the fil es (trough modem connection ) 
onto the communication server, and from there to the files server. 
The second method is to set up a communication server for Point-to Point (PPP) 
connections. PPP is a communication protocol that allows the remote computer to 
become an actual "node" on the LAN, so that it can access the LAN directly and function 
as though it were actually on the network. Running PPP requires that the both the 
communication server and the remote computer ha e PPP softwarc.(AN older protocol 
called Serial Linc Internet Protocol (SLIP) can also be used, but it is more limited) 
11 
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When communications server need to provide access to a large number of a remote users, 
a large number of modems can be rack mounted to fonn modem b2rnk. with each modem 
connected to telephone line. All the phones lines cnn be set up to respond to a single 
number ,so that a single number so that the library cnn pro\ ide remote access with only 
one phone number. 
2.5 HOW DOES MODEMS WORK 
Modems have the following internal components: 
• Power supply to provide steady regulated source of power. 
• Subscriber interface which contains the telephone jacks to connect to 
phone line. 
• Central processing unit which controls all the other components and 
is responsible for proiccsses such as data compn.:ssion and error 
detection. 
• Memory including both Read Only Memory (to store the modem 
software)and Random Access Memory( for temporary storage of data 
being processed). 
• Modern circuit ry including the modem chip which converts digital 
signal to analog and vice crsa. 
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To connect to a remote host via modem a computer (using modem sotlware such as 
ProComm or PC anywhere)fi rst establishes communicntion " ith its attached modem. the 
modem establishes communication with the remote host's modem and that modem 
estab lishes communication with the uctua'I remote host. Establishing th is channel of 
communication and setting its parameters is a processed called handshaking. When 
communicating the sending modem modulates the digital signals from the attached 
computer into analog audio signals, conve1rting them back into digital signals which it 
sends to attached computer. High speed modem are able to transfer more data over a 
phone line at given time by using data compression. The modem at the other end however 
must be able to decompress data. Modems used methods of error detection and control to 
ensure that signals are transmitted accurartely when an error is detected the signals is 
rel ransm ittcd. 
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2.6 EXTERNAL / INTERNAL MODEMS 
There are two basics physical types of modems: Internal and F"tcmnl modems. External 
modems sit next to the computer and connect to the scrinl port using a straight through 
serial cable. 
Straight th rough serial cable 
g 
r 1-u1·1 
IBM Compatible 
[I 
Telephone 
Figure 3: External Modem 
An internal modem is a plug in circuit board that site inside the computer. It incorporates 
the seria l port on board. They are less exp1ensive than external modem because the do 
not requires case. power supply and serial cable. They appear to the communication 
programs as if they were an external modem for all practical purposes. 
Internal modem Appear as if it were an 
External Modem 
~-fiii-01---~ 
Modem Telephone IBM Compatible 
Figure 4 : Internal modem 
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2.7 ADVANTAGES AND DISADVAN TAGES FOR INTERNAU EXTERNAL 
MODEM 
External Modem 
/\dvantages: 
• Easier to installation 
• Can be shared return multiple matchines(IBM or Mac) 
• Has indicator light to show status connection 
Disadvantages: 
• More expensive 
• External power supply requires: 
• Requires extra cabling 
Internal Modem 
/\dvantages: 
• Less expensive 
• No external power supply rcquir1cd 
• Some arc configurntion by software 
• Avoid cabling problem( loose CC>nncction incorrcction cable) 
15 
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Disadvantages: 
• Installation and services more d1rticllllt(pc must lk' OJ)\.' tt l'tH 
• No 1n<l1cator light to shcm status or ll!Hhkm 
• I larder to shat c modem hcl\\. CC n mul11pk m.1dun~ 
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2.8 Modem Architecture Description 
• Coding structure for downstream link 
o Concatenated coding with interleave 
o Inner convolution code 
o Outer Reed-Solomon code 
• Advantages 
o I ligh coding gain 
o Supports long block lengths 
o Supports multiple coding strategies in the channel 
o Well-known complexity for subscriber tenninal 
o Additional complexity is concentrated at hub 
• Downstream FOO transmission 
• Dynamic variation in modulation format 
o Code rate I type (coding strategy) 
o Modulation order 
• Supports mult iple codes in the channel 
o Code assignment is part itioned by s1i.:rvice requirement 
o Supports ariabi lity in block lengths 
• Coding gain improvement for all codes 
• I .ow-latency appl ication~ 
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Figure 5 : Modulator Architecture Description 
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Den1odulator Architecture DesGription 
OOWNCONVeRSION 
••• ... 
SYM~OLRATE 
TRAC'KING LOOP 
CAIU1.1£R LOOP 
AND EQUALIZER 
MODULATION FO~tATSLOT ...__.--f_.. OU'OOING 
C O~NTER FEC PROCR.SSOR 
CONTROLU:R 
Figure 6 : Demodulator Architecture Description 
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2.9 CLASSIFICATION OF MODEMS 
The modems can be class ified according to thdr chnrncteristics: 
• Range 
o Short I laul 
o Voice Grade(VG) 
o Wideband 
• Line Type 
o Dial-up 
o Leased 
o Pri vate 
• Synchronization 
o Asynchronous 
o Synchronous 
• Modulation 
0 AM 
0 FM/FSK 
0 PM 
0 TCM 
• Datu Rate 
20 
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2.9.1 C lassifying Modems according to : R.angc 
•!• Short Haul 
Short llaul modems are cheap solution to system of short ranges (up to l5km),which 
use private lines arc not part of a publi cs_ stem. Short haul modems can also can be 
used, even if the end-to-end length of the direct connections longer than 15 km, 
when both end of lines arc served by the same central office in the telephone system. 
These lines arc called " local loop''. Short haul modem are distance sensitive, because 
signal attenuation occurs as the signal travels through the lines. The transmissions 
rate must be lowered to ensure consistent and error free transmission on longer 
distances. 
Short haul modems tend to be cheaper than other modem for two reason: 
• No circuitry is included in them to correct for differences between the carrier 
frequency of the demodulator and the frequency of the modulator. 
• Genera lly no ci rcuitry is included to reduce/correct for noise rejection which is 
less of problem over short distances than over long distances. 
Tlwrc two main types of short haul modems: 
I. Analog modems using a simple: modulation method, without sophisticated 
devices 
21 
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for error or equalizers. These modems usually o~ratcs at a maximum rate of 
9600bps,but there are some which support high<,;r rates( up to 64 OOObps) 
2. Line drivers increase the digital signal which transmit to the communication 
Channel and to the not transmit the c:arrier signal, as conventional modems. Line 
driver arc very cheap and tiny and connect to the RS232 connector of the terminal 
(since the lack of power supply, they use the signal oltage of the DTE-DCE 
interface for DC power supply). 
•!• Voice G rade(VG) 
Voice Grade modems are used for unlimited destination, using moderates to high data 
rate. This modems are expensive and their maintenance and tuning are sophisticntcd. 
Communication channels arc leased line s and dial-up. 
Voice band telephone network is used for data transmissions. /\ user to-u. er 
connection may be either dedicated or dialed. The links in the connection arc the 
same two cases, and the only differenices for the user is that for some impaim1ents 
(particularly attenuation and delay distortion) a dedicated (private or lcased)line is 
guaranteed to meet certain specifications, whereas a dialed connection can only be 
described statistically 
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•!• Wideband 
Wideband modem are used in large volume telephone line multiplexing. dedicated 
computer-to- computer link .These mod1.!ms exceed high dntn rate~ . 
2.9.2 Classifying Modems according to: Linc Type 
•!• Leased, Private 
Leased, private or dedicated lines (usually 4-wires)are for the exclusive use of 
"leased line" modems either pair (in simple point-to-point connections) or several 
(on multi drop network for a poll ing of connection system).lf the medium is the 
telephone network, their transmissions characteristics are usually guaranteed to meet 
certain specification, but if the link inc:lude any radio transmission, the quali ty of it 
may be as variable as that of a switched (i.e. no dedicated)line 
Dial up modem can be establishes point-lo-point connections on the PSTN by any 
combination of manual or manual or automatic dialing or answering. The qua lit of the 
circuit is not guaranteed, but all phone companies establish objectives. The link 
established almost always 2-wire because 4 wire dialing is tedious and cxpcnsi' e. 
Twv- and Four W1res I.mes 
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A four - wire (4W) line is pair of two-wire (2w) lines, ones for transmi tting and one for 
receiving, in which the signals in the two directions nrc to be k.cpt totally separate. Perfect 
separation can be maintained only if the four-wire conligurntion is two sustained from 
transmi tter to receiver. The line may be combined in 4\\11'2.W network (often called 
hyhrid or a hyhrid tran.~/imner) at any point in the signal path. In this cases impedance 
mismatches will causes renections and interference between two signal. 
2.9.3 Classifying Modems according to: Operation Mode 
•!• Half duplex 
J lalf duplex means that signal can be passed in either direction but not in both 
simultaneously. A telephone channel often includes an echo- suppressor ,allowing 
transmission in only one direction this renders the channel half duplex. Echo 
suppressors are slowly being replaced by echo cancellers. which arc theoretically full-
duplex devices. 
When a modems is connected to a two-wire line, its output impedances cannot be 
matched exactly to the input impedances of lines and some part of its tran. mitted 
signal(usually badly distorted)wi ll always be rcncctcd back. for th is reason half 
duplex receivers arc disabled (received data is clamped )when their local transmitter 
operative. 
I lall._ duplex modems can work full-dupl1ex mode. 
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•!• Full Duplex 
foull duplex means that signal can be passed im either direction. simultaneously. Full duplex 
operation on two - wire line requires the ability ~epnmte n receive signal from the 
rcncction of transmitted signal. This is accomplished by either FDM(frequency division 
multiplexing) in which the signals in the two directions occupy different frequency band 
and are separated by fi ltering ,or by Echo Canceling (EC). 
The implication of the modems term full-d1~plex is usually that the modems can transmit 
and receive simultaneously at full speed. Modems that provide a low - speed reverse 
channel arc sometimes called .,pf it-speed or a.,ymmetric modems. 
Full duplex modems wi ll not work on half-duplex channels. 
•:• Simplex 
Simplex means that signals can be passed ini one direction only. /\. remote modem for a 
telemeter system might and 2-wire line with a common unidirectional amplifier is simplex 
•:• Hcho Suppressor and 1~·cho Canceller 
/\.t the junction between the locnl loop which usually a 2 wire circuit and the trunk which 
is a 4 wire circuit echoes can occur. The c~fTect of the echo is that a person speaking on 
telephone hears his own words afler a short delay. 
Physiologies studies have shown that this Is annoying to many people often making them 
stutter become confused. To eliminate 'lhe problem of echoes. echo suppressor are 
installed on line longer than 200krn (On short lines the echoes come bad, so fast that 
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people cannot detect them .An echoes suppressor is a device that ddect humans speech 
coming from one end of the connection and suppresses all signal going the other 
ways .The device compares the levels at its two input port nnd it if decides for example 
that the other end is talking it inserts an attenuator in the return (echo path) and vice versa. 
Echo suppressors have several properties nhat arc undesirable for data communication. 
First they prevent fu ll duplex data transmission, which would otherwise be possible, even 
other two wire local loop (by allocating part of the bandwidth to the forward channel and 
part to the reverse channel).Even if half duplex transmission is adequate, they are a 
nuisance because the time required to switch directions can be substantial. Double talking 
totally confuses them, and the attenuation may be switched in and out repeatedly. 
Furthermore they arc designed to reverse upon detecting human speech not digital data. 
To reduce these problems, when echo suppressors detect a specific tone they shut down 
and remain shut down as long as the carrier is prescnt(this is an example of in l>ancl 
s1g110/111g where control signals that activate and deactivate internal control carrier 
function lie within the band accessible to fhe user )This disabling is usually done during 
initial handshaking by one modem transmi tting an answer tone in either 2 IOOHz (CCIT 
standard) or 2225 I lz( modems following the old Bell I 03 standard) 
Echo suppressors arc slowly being replaced by ECs. which allow a certain amount of 
double talking and do not require "capture'' timwe for any one talker to assume control 
of the connection. 
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2.9.4 Classifying Modems according to: Synchronization 
·:· Asynchronous Modems 
Most or modems that operates in slow and moderate rates up to I 800bps are 
synchronous (using asynchronous datn)./\s. nchronous modems operates in FSK 
modulation and use two frequencies for transmission and another two for 
receiving ./\synchronous modems can be connected in different options to the 
communication media. 
• Using 2-wirc or 4-wire inteirface 
• Using swi tched lines or leased lines. 
• Using inter face to ca ll uni t/automatic answer when dialing up 
• 
In a 2-wire l ine full duplex operation can be achieved by splitting the channel into two 
sub channels. 
Frequency band 
for forward signals 
Frequency band 
for reverse signals 
500 1800 2000 1300 
Figure 7 Graph or Frequencies Transmission 
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forward 
Terminal I I L---+ 
.___ _ __,-•- -., mocit~m 17 
.c:.. 
mociem 
Tenninal 
reverse B 
Figure 8: Operating Asynchronous Modem in 2-Wire Line. 
•:• Asynchronous data 
Asynchronous data is not accompanied by any clock, and the transmitting and receiving 
modems know only the nominal data rate. To prevent slipping of the data relative to the 
modems' clocks this data always grouped in very short blocks(charactcrs) with framing 
bits (starts and stops bits).The most common code used for this is seven-bit ASCII code 
with even parity. 
•:• Synchronous Modems 
Synchronous modems operates in the audio domain at rates up to 28800bps in audio 
lines used in telephones system (using synchronous data).Thc usual modulation methods 
arc the phase modulation and integrated phase and amplitude (at higher rates than 
4800bps). 
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In synchronous modems, equalizer are used, in order to offset the misfit of the telephone 
lines. This equalizer are inserted in addi tion to cqunh7ers. thnt sometimes already exists 
in the telephone lines. 
These equalizers can be classified into three main groups: 
I. Fixedlstalically equali::er-these equalizer offset the signal according to the 
average of the known attenuation in each frequency. Tuning the equalizer is 
sometimes done in the factory and stays fixed, usually they are used to operate 
at low rates in a dial up line. 
2. Manually adju.r;fed equa/1::er- these equalizer can be tuned to optimal 
performance to given line. These equalizers should be re-tuned when the line is 
replaced and periodically. Spccially, it should be tuned frequently when the line 
is low quality and it 's parameters :are changed frequent ly. Tuning is done using 
a button inside the modem( or on tlhe external board). 
3. Automatic equalizer-these equalizers arc tuned automatically when the 
connection is established. Depending on the line quality in a specific moment, in 
process of about l .5ms to2.5ms,afkr the first tuning, the equalizer samples the 
line continually and adjusts itself to the changed conditions, so the modems 
operates at each moment under optimal conditions. The fi tness process operates 
some modems, at rates of 2400 times in a second. 
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Synchronous modems operate in same manner asynchronous modems. l lowever 
synchronous modems operate at higher rah~s nnd since rcquin:mcnts to tran~mit at these 
rates in increasing, most of the innovations :arc implemented for synchronous modems. 
In synchronous modems the channel can be spilt for several consumer at variations speeds. 
Modems who have this ability arc called SSM plit System Modem. These modems can 
be use a simple split or using multipoint connection. 
Synchronous data is accompanied by a clock si!,'Tlal. Synchronous data is almost always 
grouped in blocks and it is the responsibility of the data source to assemble those blocks 
with framing codes and any extra bits needed for error detecting and/or correcting 
according to one of many different protocols (BISYNC, I IDLC, SDLC, ETC).The data 
source and destination expect the modem to be transparent to this type data, conversely, 
the modems can be ignore the blocking of tlhc data. 
2.9.S Classifying Modems according to: MODULATION 
Communication channels like telephone lines arc usually analog media. Analog media 1s 
a bandwidth limited channeling the case of telephone lines the uscable bandwidth 
frequencies is in the range of 300 I lz to 3300Hz. 
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Data communication means moving digital information from one place to another 
through communication channels. These digital infomrntion signals have the shape of 
square waves and the meaning of 11011 and 11 Ii 11 • 
Modu lation 
Modulation is a technique of modifying s:ome basic analog signal in a known way in 
order to encode infonnation in that basic signal. Any measurable property of an analog 
signal can be used to transmit information by changing this property in some known 
manner and then detecting those changes at. the receiver end. The signal that is modulated 
is called the carrier signal, because it carri1es the digital information from one end of the 
communication channel to the other end. 
The device that changes the signal at the t1ransmitting end of the communication channel 
is ca lled the MODULA TOR. The device at the receiving end of the channel, which 
detects the digital information from the modulated signal, is called the 
DEMODULATOR. 
A basic analog signal is a sinusoidal wave which can be written in mathematical form as 
fo llows: 
S(t) A * SIN ( 2* Pl * F * T -i Pl II ) 
were A is the peak amplitude, f is the signal frequency and Pl II is the phase of the signal . 
Modulut1on can use any of these three measurable and changeable properties of the sine 
wave for encoding purposes. 
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basic analog signal. 
2.9.S.I *AM - amplitude modulation 
This technique changes the ampli tude of the sine wave. ln the earliest modems, digital 
signals were converted to analog by transmitting a large amplitude sine wave for a "l" 
and zero amplitude for a "O". The main advantage of this technique is that it is easy to 
produce such signals and also to detect them. This technique has two major disadvantages. 
The first is that the speed of the changing amplitude is limited by the bandwidth of the 
line. The second is that the small amplitude changes suffer from unreliable detection. 
Telephone lines limit amplitude changes to some 3000 changes rer second. The 
disadvantages of amplitude modulation causes this technique to no longer be used by 
modems, however, it is used in conjunctiorn with other techniques . 
2.9.S.2. * QAM - quadrate amplitude mCJ1dulation 
This technique is based on the basic amplitude modulation . This technique improves the 
pcrfonnancc of the basic amplitude modu'lation. In this technique two carrier signals are 
transmi tted simultaneously. The two carrier signals are at the same frequency ' ith a 90 
degrees phuse shill The mathemat1cal form of the transmitted signal will be as follows: 
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S{t) = A* SIN (We* t) 13• cos (We* t) 
A, B, are the ampl itude of the two carrier signnls. Ench or them can get n \'Ulm: from a 
known set of values. In this way a few bits can be transmitted in the period or one symbol 
time. f-or example consider the set or va lues {I , 2 . 3 , 4 ) . In thi example 4 different 
values can represent 2 bits. During one symbol time 4 bits will be transmitted, "A" will 
represent 2 bits and another 2 bits will be represented by "B". 
2.9.S.3 * FM - frequency modulution 
In this technique the frequency of the carrier signal 1s changed according to the data. The 
transmitter sends dillcrcnt frequencies for a " I" than for a "O" .This technique is also 
called FSK - frequency shift keying. The disad antagcs o f this technique arc thut ngu1n 
(as it was with amplitude modulation) the rate of frequency changes is limited by the 
bandwidth of the line, and that distortion caused by the lines mak e!-. the detcct10n even 
harder than amplitude modulation. Today this h .. 'Chnique is used m law mtc asynchronous 
modems up to 1200 baud only. 
2.9.~.4 * ('PM - continuous phuse modulation 
/\modem tt:chmque ' h1ch den e~ from bns1c frcqucm: modul11t1011 'I he onl d1ffcn:11cc 
is that in the tmnsition from one symbol to another the phuse is contmuously changed, 
there an.: no phusc steps 'ontmuous phnsc menn'i thut the tru11\ m1ttcd !-.1g11ul bandwidth 1s 
l11111tcd nnd litste1 d11t11 tOIC~ c1111bc 11ch1c cd for the ~nmc hnmh 1c.lth 
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2.9.S.5 * PM - phase modulation 
In this modulation method a sine wave is transmitted and the phnsc of the Stilt' carries the 
digital data. For a "O", a 0 degrees phase sine wave is transmitted ( Pl II 0 ). For a " l ". a 
180 degrees sine wave is transmitted ( Pl II 180) . This technique. in order to detect the 
Phase of each symbol, requires phase synchronization between the receiver's and 
transmitter's phase. This complicates the receiver's design 
A sub method of the phase modulation is DIFFERENTIAL Pl/ASE MODULATION. 
In this method, the modem shifts the phase of each succeeding signal in a certain number 
of degrees for a "O" (90 degrees for example) and a different certain number of degrees 
for a " I " (270 degrees for example ) .This method is easier to detect than the previous one. 
The receiver has to detect the phase shills between symbols and not the absolute phase. 
This technique is also called /',\'K - phase s/11ji key111}!.. In the case of two possible phase 
shifts the modulation wi ll be called BPSK - binary PSK. In the case of 4 diflcrent phase 
shifts possibili1i1.:s for 1.:ach symbol which means that each 
symbol represents 2 bits the modulation wi ll be called QPSK, and in case of 8 different 
Phase shifts the modulation technique wi ll b1.: ca lled 8PSK. 
2.9.6 Data RJttc 
The number of s1g11nl chnngcs 1ru11s1111th.:d per u111t of tune 1s culled the datu rate' of the 
modem. I hnt rote 1s 11sunll . exp1essed 111 terms of u tmtt know1111~ u baud ·1 he baud 1 ~ the 
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number of times per second the line condition can switch from "I" to ''0''. Dntn mtc nnd 
transmission speed , which is expressed in terms of bits per second, usually arc not the 
same, as several bits may be transmitted through the channel by the modem in each signal 
change (a few bits can be transmitted us one symbol). 
Claude Shannon showed, in 1948, that the maximum capacity (bit rate) of a bandwidth 
limited transmission line with limited signal to noise ratio is: 
C W •log (I 1 ,\' N) log (2) 
Where C is the maximum capacity, Wis the limited bandwidth and SIN is the power of 
the signal to noise ratio. 
A telephone line, for example, has a bandwidth of 3000 I lz and maximum SIN of about 
1000 (30db). Thus the theoretically maximum data rate that can be achieved is about 30 
Kbps (bits per second). Earl iest modems that work th rough telephone lines had 1.2 K bps. 
Today's modems reach data rates of 28.8 K bps. 
2.10 llOW MODlJl.ATION IS lJSEO FOR DATA TRANSFER '! 
Any technique of the various modulation methods discussed prcv1ou!i ly or c en nn 
combination of these methods (integmted modulation method) can be used for data 
transfer 
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For example we shall look at the fo llowing table: 
-
relative phase hit symbol 
amplitude shift meaning \'aluc 
45 0 0 0 .. 0 .. 
135 0 0 •· t '' 
225 0 0 ·'2" 
315 0 ...... ..., ,, .:> 
2 45 0 0 " 4'' 
2 135 0 I "5" 
2 225 0 " 6" 
2 315 ,, 7" 
Table I: Data transfer 
In this example a combination of differential phase modulation and amplitude modulation 
is used. Each symbol is represented by a certain amplitude and phase shill. The 
transmitting modem is combi111ng 3 succeeding bits in to one transmitted symbol. The 
receiving modem interprets each detected symbol to 3 succeeding bits. For the data 
sequence 10 100 1010 11 00 1010, the transmitted symbol' sequence will be: 6 4 5 I 2. 
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VllSIC Hardware Description Lnngmt~l' 
3.1 Introd uction 
VHDL is an acronym which stands for VI !SIC I lardwarc Description Language. 
VHSIC is another acronym which stands for Very I ligh peed Integrated circuits. 
Hardware description language can be used as an alternative way of representing a 
circuit diagram foe a digital circuits[Perry,199 1,Pl-2].ln other world VHDL can be used 
to describe circuits for simulation and synthesis [Accolade,1996,pl].Structural 
behavioral representation of VI IDL arc two of describing a model of a digital system. 
VHDL can be used for documentation, verification, modeling, simulation and 
synthesis of large digital design. This is actually one of the key features of VHDL, since 
the same VI IDL code can archive all these goals, this saving a lot of cfTort and reducing 
the introduction of the error between translate a specification into an implementation in 
additions to being used for each these purpose, VI IDL can be used to take three diflcrcnt 
approaches to describes hardware. These three approaches to describe arc the structural , 
date flow, and behavior methods of hardware description. Most of the time during this 
Project, n mi ·turc of the three methods arc employed and complete design wi ll have 
different section expressed in dillerent ways. The term RTL (Register Transter I ,argc) is 
sometimes used for behavioral/data flm . 
/\ language capable of such diverse applications ha." a lot of keyboards by this 
Project only use a mall subset of the fu ll language 11 also m1.:nns that there 1s ofkn ho' c 
then arc way t>f des1g111ng 111 VI 11)1 ., sollwarc tools that compile, simulate and synthcs1 
the VI 11)1. module wi ll "°' k ' 1th the cnt11e lungungc a~ defined 111 onicml I nngungc 
Reference Normnl (I.RN) hut there will Ix: some spcc1oltst tools thut requm.: contains 
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tools(synopsis used in this project) thnt try automate the conversion of heha\'ioral to 
structural. Implementation tools that are targeted to a particular type! or hardware such as 
synopsis may well have we restriction and some of the les. cxpen. ive VHDL tools ways 
completely core the language. 
Peak VJ IOI. for instance is a VHDL compiler and simulator tool that runs on 
PC it has several restrictions. In practice such tool will still allow useful work to be done, 
Within their target environment so the restrictions are rarely too severs. 
3.2 Advantages 
VI IOI . oflcr the following advantages for digital design: 
• Standard: VI IDL is EKE standard. Just like any standard (such as graphic X-
window standard, bus communication interface standard high level programming 
language and so on, it reduce confusion and make interface between tools, 
companies product easier Any development the standard would here better 
chances of lastrng longer and ha c less chance of becoming ab. olutc due to 
incompatibility with others. 
• lndu!itry ~upport With the advent of more powerful and cITcctivc VI IDI. tool 
hns come the growing suppor1 of the industr companies use VI IDI tool · not 
only with rcgurd to defense contmcts hut ulso for their commercial design 
• Portnhility: The sumc VI 11)1. code cnn hc s11m1lah.:d nnd u~cd 111 1111111\ dc,1gn 
tools nnc.l not c.Jitlcrcnt design stuge of the design process This reduce depend on a 
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set on a set of design tools whose limited capability mn not be competitive in 
late market. The VI I DI, standard also trnnsform s design datn much easier trnk a 
design database or a proprietary design tool. 
• Modeling capability: VI ll )L wns developed to model nil levd of design from 
electronic boxes to transistor. VI I DI. can accommodate behavioral constructs and 
mathematical routines that de cribes complex models, such as queuing networks 
and analog circuits. It allows use of multiple architecture and associates with the 
same design during various stages of the design process. 
• Reusability: certain common design cab be described verified and modified 
lightly in VI IDL for future use. This eliminate reading /marking changes to 
schematics pages, which the consuming and subject to error .ror example, a 
parametcri:1ed multiplier VI IOL code can be reused easily by changing to width 
parameter so that the same VI IDL code can be do either 16 by 16 or 12 by 8 
1nul ti pl icat io11. 
• Technology and Foundry Independence: The functionality and behaviors of 
the design can be described with VI IDL and verified making foundr and 
technology independent. This frees the designer to procl.'Cd without having to wait 
for the foundry and technology to be selected. 
• Documentation: VI IDI . is design <lcscription language which allows 
documentation to be locate<l in a single place hy embedding in 11 the code The 
comb111ing of comments und that uctunlly d1ctutcs ' hat the de~ 1 gn should be 
reduces the umhiguity between spccilicut1on u11d 1111plcmc11tut1 011 
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• New Design Methodology : Using VI ID I . and synthcsts crentc:s I\ new 
methodology that increases the design productivity ,shortens the design cycles 
and lower costs .It amounts to revolution comparable to that introduced by 
automatic semi-atoms layout synthesis tools of the la~ t for year. 
3.J New Design Methodology 
Introducing VI IOI . and synthesis enables the design community to explore a new 
design methodology. The traditiona l design approach starts with drawing schematics and 
then perform functional and timing simulation based on the same schematic. If there is 
any design error, the process iterates back to up date schematics. After the layout, 
functions and back annotated timing arc verified again with that same schematics. The 
design is functiona li ty described using VI IOI.... 
VI IDL simulation is used to veri fy the functionality of the design. In geneml 
modifying VI IDL ource code is much faster than changing schematics The nllm 
designer make faster functionality correct design, to explore more architecture trade offs 
and to have more impact on the design. After the f\mction match the requirements that 
Vt 101. code is synthesis to generate schematics (or equivalents halt list ).The nets list can 
be used to layout the circuit and to veri ly the timing requirement (both before and after 
the layout. The design changes can be made by modifying VJIDI. code on changing the 
contams ( timmg, area und soon) "' the synthesis The new d1.:s1gn approach and 
tncthodology hos impro cd tht: th.::-1gn pttH.:t:ss l>y shortening dt:s1gn tune, 1mpr0\ ed the 
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design process by shortening design time, reducing the number or design itcmtions nnd 
increasing the design complexity. That designer can be changl!. 
3.4 Hardware Abstraction 
VHDL is used to describe a model for digital hardware device. This model specifies 
the external view of the device an one or more internal views. The internal view of the 
device specifics the functionality or structure, while the external view specifies the 
interfaces or device through which it communicates with the other models in its 
environments. 
The device-to-device model mappi ng is strictly one to many. That is a hardware device 
may ha c many de ice models, for example. a d1;:vice modeled at high level of 
abstractions may not have a clock as one of its inputs, since the clock may not here been 
used in description. Also data transfor at the interface may he treated in tenns of for 
example integer value instead of logical values. In VHDL each device model is treated as 
a digi tal representation of a uniquc dcvicc, ca lled un enti ty in the text. 
3.5 Element 
Construct of VI IDL language arc designed for describing hardware componenb , 
packing parts und utilities und used of lihmnes. L3es1des It is also designed for spcc1fy111g 
design lthrnnes nnd pt11nnH.:te1s In the simplest fo1 m the dc~cnpt1on and architecture of 
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component in VI IDL consists or an interfaces specification nnd nn nrchitc..-cture 
specification. 
• Interface .\peciflcallon begin with the entity key\ ord and contains the 
inputs output parts of the component. The cxtemnl characteristic of a 
component such as time and temperature dependencies can also be included 
in the interface description. 
• Arduteclural spec:iflcatwn begins with the ARHITECTURE keyword, 
which describe the functionality of component. This functionality depend 
on the input--0utput signal and other parameters that are specified in the 
interface description several architectural specification with the difference 
identifiers can exists for one component wi th a given interface description. 
3.6 Basic Concept 
Because VI IDL 1s language foe hardware description .It has features which ure 
conceptually different from those of the sofh arc language. These feature. nrc 
representing the special charncteristic or hardware component and carries.These main 
fcntures of hardware description language arc timing and cancurrcncy. 
3.6. J Timing 
Timing is associated with values tha1 arc designed to hardware curries. 1gnal in 
VJ IDL represent the renl \ ire~ ·' here the delays ussocrntcd ' 1th tran fer of \ nluc~ 
through wire nre concern, thus the nssignment to signal 111 VI ll)L involved tuning. 
Con~ 1dcr the 111\!--lgnmcnt 111 sof1w111c Il l\ shown below 
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a = x; 
b = c· 
' 
These is only consider the value transfer from k to a and b and ignon! the timing or sueh 
transfer. 
3.6.2 Co11curre11cy 
Concurrency refers to the simultaneous operation of various hardware components. 
The VHDL has constructs that allows a virtually concurrent en ironment to be created. 
These constructs satisfy concurrency required for the description of hardware. Through 
the use of concurrent constructs, timing of inter connecting signals and under of 
simulation construct or component a VI IDL simulator names is think that the execution 
is being done concurrent ly. 
3.7 Object and Class~ 
An ent ity that has a value of a given type is object, port signals, loops index variables, 
signal for intcrconm:ct1ng componcnts,tcrnpora ry variables and fil e~ arc some of the 
VI IDL objects.Then; arc for class begin VI IDL 
• Signal 
• Variable 
• Con!:>tnnt 
• Fi le 
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An object may be one of these classes: 
• Oh1ect.\' of the signal class represent the hardware wire nnd more timing 
associated with them. Values assigned to a signal arc placed on the signal 
after a specified delay value. 
• 0~1ect '?(the vanohlc.,· doss are for storage of temporary alues and here 
no hardware significance. Variable can only be declared on have values 
assigned to them in sequent ial bodies of VH DL. 
• Ohjects oft he c:onstunt.,· c:/w·.,· represent the values of a given type. They can 
be declared and used in concurrent and sequential bodies. The value given 
to the constants cannot be changed. 
• Oh)C:ct uf the flies clo.'"'' contains data of the same type. They can also be 
declared and used in both concurrent and sequential bodies. 
3.8 Signal Assignment 
Assignment of values to signals in sequential and concurrent bodies is an 
important issu1.:s in VI IDL .It its simplest form a signal assignm1.:nt consist a targct!-. 
signal on the lefl hand side of a lcfl arrow and an expression for defining a value tem1 
on the right hand ~idc be nssigned to the lc.:11 hard side nflcr a delta time. An 
assignment can include an allcr clause spcc1lying that a physically fine delay occurs 
hl!fore the ass1gnmcnt for the lc.:fl hnnd !lade ta" e~ places. Signal ns!-.1gnrncnt can ha' c 
inertial with reject und tmnsport 111eclmnism. 
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A signal has dri ving value and there arc may he several 1~ndi ng timing action on 
this signal wanting to become correct . When n trnnsnction become current, its value 
become the driving va lue of the signal. Assignment to a signal in multiple concurrent 
bodies create multiple drivers to the signal. Such a . ignal must be resolved and a 
resolution function must exist to are solve the value from mult iple driving values. 
3. t 0 Packages 
Ofien in a hardware design environment it because necessary to group 
component or util ities used for descri ption of components. Examples of VI IDL 
constructs for describing utilit ies and environments arc type definit ions and subprognun. 
Components such util ities can be groupcd by used of packages. 
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4.0 Fax Modem Design 
In typically industrial processing Fax Modern design then! arc sc\ cml steps of designing 
digital system. Initially the design stars wi th a design idea. /\ mnrc complete defin ition of the 
intended hardware must then developed from the initial design idea Therefore it is necessary to 
generate a behavioral definition of the system under the de ign. ln this stage the overall 
functionality the input output mapping and the functionality specification will be decided. The 
next phase is to design the data path of the system. The data path of the interconnected 
components is developed. 
Then the logic design wi ll takes place where implementation of the hardware blocks using 
primitive gates is conducted using the VI ISIC Hardware Description Language. Finally the 
central fax modem design will be tested and simulated to perform waveform using the Xilinx 
Software. 
4.1 Design Analysis 
In this processing unit fax modem design, there arc two methodologies that will be used to 
make the design a success. These methodologies arc typically digital system as mentioned above 
and top down design together wi th VI !SIC I lardwarc Description I .anguagc 
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4.1.J Top Down Design 
A top down design is a design technique that rccursivd y partitions n system into its sub-
components unt il all sub- components become manageable design pnrt. 
Mapping to hardware depends on target technology avai lable libraries and tool. Generally a 
system can be part itioned into its simpler components. Figure 4.1 shO\ the top design and 
bottom up implementation 
SUD 
SC I SC2 
SUD : System Under Design 
SC : System Component I System Sub-Component 
Shaded area designate suh- component with hardware 
SC3 
SC 3. 1 
Figure 9: Top- Down design and bottom up 11nplcmentation. 
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4.1.2 Planning A Program 
The first step in writing a program is to derive an ovcmll plan of attack.This should be 
envisioned as a step-by- step procedure, such a functional description nf tnsk. is called nlgorithm. 
It is also similar to a cook recipe but more precisely defined. In particular, an algorithm has five 
properties: 
I . Finiteness : An algorithm must terminate after a fi nite number of steps. 
2. Definiteness : Each step of the algori thm must be precisely defi ned and 
unambiguous. 
3. Input 
4. Output 
: An algorithm may or may not require some ini tial qualities to 
be spcci tied. 
·An nlgorithm hns one or more outputs which related to input or 
characteri stics of the algorithm. 
5. Effectiveness : The out come of an algorithm has a predictable result which has 
an application. 
4.1.3 Flow Chnrts 
Flow charts arc a schematic representation of the flow mfonnation through the 
component of processing s stem. At some point 111 the program development, it is de. 1robk to 
construct flow chart of the progrnm. 
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4.1.4 Design with VllDL 
In real design environment, synthesis tools, compkx libmry ck ments nnd a set of 
configurable part arc avai lable as to manageable parts. 
Synthesis tools : Present synthesis tools arc capable of translating high level hardware 
description into an interconnection of logic ce lls of FPGA layout. Example of synthesis tools is 
combinatorial circuits. 
libraries : Prepackaged libraries arc available in most technologies. In fact libraries consist of 
pre-designed, tested and commonly used functional units. Example of library element arc 
multiplexer, nip-nop and IC. 
Interface Description : At the top level , a system can be described by its interface description. 
\Vhich can he charoctl:rist ic Of the system. 
Architecture Description : The functionality of the component 1s described in VI IOI. 
architecture bodies. This description can be in tem1 of other components on in the fonn of 
definition that spcci lies the from data fonn input to the output the circui t ( input output 
mapping) 
Dataflow : Data llow 1s referred to the dcscnpt1on where funct1onal1ty of hardware 1s mamly 
described in term of dnto flow through buses ,logic 111111 ~ 11nd 1eg1!-lters 
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Behavioral Description : At this description, the concern is on ass1g111ng nppropnntc value to 
circuit output. The structures of the circuits and the details of thl.! hnnh,nrc in which the data 
flow arc out of concern. At this level of abstraction ports of model correspond to the actual 
input and output of the actual circuit . 
Configurable Port, : Pre designed part in the previous desif,'ll can be used in the current 
design by reconfigured them. 
4.1.s Design Scenario 
Analyzing The Requirement : The design begins with analyzing the requirement and 
developing a simulotable mod<.: I of the system. The interface description and behavioral 
description arc developed in this stage. Before taking the next step, the hchavioml description 
ts simulated. 
Design lmplemenration: Aflcr verifying the behavioral description by simulating it . the code 
tnust be studied for generating the gcncrnl luyout the design. Specifying for the be 
1rnplcrnentcc.I hy a correspondence hardware. AOer identity the available component'\, the 
VllDL description will he dcvclopcc.1 to study the way or designing them 
l~inul lmplcmcntnt1on The VI JI) (, source code wi ll then be te~t ~1mul ated u~tng the X1hn-\ 
Foundation Solhvurc 
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4.2 Design Idea 
The aim is to design and implement fax modem of the fo llowing : 
Block diagram fax modem 
---+ Telephone line 
Figure 4.2 Block diagram fax modem 
Functionality of module in fax modem : 
• Mcu ( microcontrollcr unit ) 
Some modem contain a dedicated microcontroller interface to RS 232.The 
microcont rollcr perfonn the following functions : 
).. At parsing nnd execution. 
).. Call progress monitoring such as monitoring for the presence of dial, 
busy answer und facsimile cell ing tone. The m1crocontroUcr detection 
docs not perform tone detection. Dctcct111g tone Is DSP function. The 
DSJ> report the tone detection results to microcontrollcr that take 
~u itublc uction. 
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,. Handshaking. The DSP perform the signal processing function that fonn 
handshaking. The microcont rollcr monitors the progrc. s of handshake and 
makes decisions on moving to the next or previous state of n state machine. 
; Data link layer protocols. 
,. Sending I receiving data: The microcontroller retriever data from Pc and Pc 
send data to DSP. 
• DSP - Digital Signal Processing 
The DSP is usually a specialized microprocessor and that perform high complex 
math functions. In the modem \ arid, DSP techniques improve the accuracy and 
reliabi lity of digital communication sometime called modem data pump. It is where the 
real magic is performed in a modem. 
A DSP is able differentiate between orderly data signals and noise, which is in herently 
croatic. Noise is hence of communication engineers. DSP dramat1cally 11npro cs the 
sensi tivity of a receiving unit if an incoming signal is analog ( for example a standard 
modem ) the signal it first converted to digi tal form by the /\Fl ~ The resulting digital 
signal has two or more levels. Ideally these level arc always predictable, exact voltage. or 
current. 
I lowever because the incommg signal contains noise, the levels arc not always at 
standard va lues. The DSP circuit udjust the level so they arc at the correct nlucs, which 
prncticully climinutc the muse 
DSP techmques nre nl"o used to modulate <lutn onto curner signal and demodulate that 
datn frnm the camc1 s1g1111l 
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• AFE - Analog Front End 
The Analog front End (J\fE) perform both analog to digital (ADC) and digital ~to­
convcrsion DAC.J\ FE is some the called the modem codec- coder decoder. Particular 
data protocol and data rates (speed) of the modem signal dctennine the precession or 
signal resolution characteristic of the AFE. 
• DAA - Data Access Arrangement 
The Data Access Arrangement interfaces the modem to phone networks. This 
interface is required by the FCC and PTT through the world to provide safety protection 
both to end user and to telephone switching lines. DJ\J\ 's usually consist of discrete 
components and provide many features, including voltage isolation detect caller II) signal 
detect ring and pcrfonn an hook and off hooks fu nction. 
Thcsl.! solid state DA J\ ' s t pically reduce component count board and power conception 
but may be too expensive for cost sensitive low speed modem application. 
• EYI~ PATTERN Olt CONSTEl.ATION 
The modem signal can be represented on an X-Y oscilloscope tLI\ dots which fa ll into 
four quadrants ( t / 1 , - I 1 , - / - , and 1 I -). Each dot rl.!prl.!sent an amplitude and a phase of 
the s1gnnl at a gtvl.!n pomt 111 t1111c. 
The resultant display is called the constcllution, eye pattcm The eye pattcm as used a 
v1sunl wny of de1ermm 111g the qualit of' n modem 1s signal Sharp sh.:ndy dot on nn 
oscilloscope represent " cleun " mod1.:m s1gnul A modem signal that 1s lt.:~s than 1dc;al 
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may be seen a fuzzy dots that have move around quite a bit nnd a constd lutton may be 
rotated. 
• TI'C - Timing, Trigger, Control. 
T f'C is interface between all the data acquisition sub system control element and 
global trigger sub system. The clocking and trigger information for all those sub -
system is provided through their connection to TIC. 
The TIC sub system pro ides also the means foe data acquisition sub system control 
elements to generate commands and data to be transmitted to front end electronics 
cont roller. It provides the fost cont roller for all the data acquisition sub - system (broad 
cost commands). It can also used to transmit individual parameter ( addressed command). 
• MEMORY ( llAM ,HOM ) 
RAM for temporary storage of data being processed. 
ROM - to store the modem software. 
• V.24 I RS 232 
Converters arc used for potent ial scpamtion bctwl..-cn two devices with RS 232 
intcrfacl!s Thi.! high qunlit , potent ial s1.:pnration 1mpro er the immumty to intcrfacc 
interference and doubles the tmnsmission distance at the same time The plug modules 
di flcr by thl.! I pc of RS 2J2 t on1wc10r ( mnlc/fcmulc). 
• Telephone I .ine 
The conncct1on to the phone line is through u IU I I jnck 
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4.2.2 Overview of fax modem chip 
The main operation of fax modern chip arc : 
•!• Modulator I Demodulation 
•!• 17iltcring 
•!• Error control 
•!• Data Compression 
•!• DI A and AID conversion for transmitting and receiving data. 
4.2.3 011cration flow of modem card 
Transmit Path PC ..- UART > MCU ..- DSP.,,. AFE ..- lntcrpolator ..- DAC ..- DAA. 
Receive Path DAA > ADC > Decimator > AFE > DSP > MCU > UART > PC. 
Tahk 2 :Operation now of fo x modem card. 
lntcq>ohttion. 
Interpolation is used also in codes to creates u high performance DAC. This basically increase 
the output frequency of low resolution annlog output 
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Decimation 
The process or converting c.;ho1 t words at high frcqucnc\ to longl.'t \\l~rds at ~fa~wer rate with 
input signal over c.;amplrng at a \l.!r} high rate rcducme the final lHllput l'l'd~ fr~lU1l1tl~~ "ill make 
the computations more manageable 'I lw; reduce the clkctt\ c thc clfoct1\ e ~anipling at the ADC 
output 
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4.3 Structural Design 
In structural design the description lists the ports of the system and thdr interconnections. The 
functionally of the components is not parts of the description. 
Advantages: 
• When synthesizing the design all of the VHDL blocks are flattened (collapsed 
into one blocks and it is possible that the resulting logic may be more efficient. 
• The structural VI LDL code is more portable to other design system than a 
schematic. 
Disadvantages: 
• Writing structural VI IOI. code can be none error prone than creating n 
schematic. This is because the possibility to misplace a net when there is no' 
picture' to go with. 
• The resulting nattered net list can be more difficult to debug. 
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4.4 Modem Control I ,ogic 
Modem control logic has mainly two functions. Firstly, it purpose is to perform handshaking 
With RS 232 input. Subsequently it is second function i. able 10 prm idc the state or status of the 
device that connecting to the UART. This module wi ll operate based on two important register 
that is modem control register (mer) and modern status register ( rnsr ). 
oour - --
~ 
INTA - -----Mllrab 
DIN - -
ODIS----~ 
1---AXRDYn 
.-_.__..__1---1---4--------{~ OSRn 
MOOGm Rn 
COOIOI 
UT An 
._ __ __!---+--+--+- ------- ATSn 
t----- SOUT 
~DSn} ~SllM 
cs --• ~e 
ROn ca--.ro1 1-- To M A9'JISl9f'S 
WRn EXcG? RSA ana TSR 
MA---+ 
MCU< 
Figure 11 : UART Block Oiagmm 
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4.5 Modem Control Logic Module 
In this module, there arc two register involved in the impkmcntcd. T hey nrc MCR and MSR. 
This module special function that is handshaking with external device that conneated to RS 232 
P<>rt for communication with a workstation. I lcrc we shall sec the implementation of this module. 
• MCR -
- -
• MSR 
- -
-
. 
• RI 
• Out 1 
Modem -- . • CTS • Out 2 
-
Control 
-. 
-
• DCD 
• RTS 
• DSR 
-. 
-
• DTR 
• MSR 
-. 
Fi~u rc 12 : Block diagram of Modem Cont rol 
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Pin description Modem Control 
CTS 
CLK 
oco 
DSR 
MSR 
RESET 
RI 
i-.._ D;;:::TR....._ ___ _ 
r--.._ R'-;::T:::-s ----
One bit input. This signal active low based on RS 232 protocols. lt is used 
to indicate that transmission can hcgin. 
One bit input port. It is global clock signal. It detennine the speed of the 
system in UART 
One bit input port. This signal is active low based on RS 232 protocol. It 
used to indicate the detcnnine of the data arrived at received line. 
On bit input port. This signal is active low based on RS 232 protocol. It 
used to indicate the received data is ready to be sent to receiver of UART 
One bit input port. It used to acknowledge the processor has read the MSR 
One bit input port. It is global reset signal it is active most register and 
output signal are cleared. 
One bit input port. This signal is active low based on RS 232 protocol. It is 
used to attempt the communication between external device and PC 
8 bit input register. It contains command from processor in order to 
communicate with external device. 
One bit input port. This signal is active low based on RS 232 protocol. 
One bit input port. This signal is active low based on RS 232 protocol. 
r-_ 
M~S--R ---~•---8 bit output register. It contains the status from external device in order to 
communicate with processor 
Tnblc 3 : Pin Description 
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MODEM Control Register 
r--=:-it-7-+-:-it-6~== ] :ii _s_ :ii 4 ,_ -·-Hit 3 Bit 2 Bit l Bit 0 
0 0 RTS DTR 
Table 4: Modem control Register 
Loopback mode for testing (Bit 4), Auxiliary user-defined output Out2 (Bit 3) and Outl(Bit 2) 
are removed, because it can be implemented with in-system programmability (ISP) 
DTR: 
This bit controls the Data Tenninal Ready (DTRn) output. 
DTR=O: force DTRn output to a logic I (normal default) 
DTR- I : force DTRn output to a logic 0 
RTs: 
This bit controls the Request to Send (RTSn) output 
RTs 0: force RTSn output to a logic I (normal default ) 
RTS== l : force RTSn output to a logic 0 
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MODEM Status Register (MSR ) 
Modem Status Register (M SR ) provides maodl!m status informntion of n control line. 
-
-Bit Description 
.__ 
0 Delta Clear To Send (delta_cts) 
.___ ' I , The CTS line has changed its state 
I Delta Data Set Ready (delta_DSR) 
.__ 
' I ' The DSR line has changed its state 
2 Delta Ring Indicator (delta_ RI ) 
,__ ' I '=The RI line has changed its state (from low to high) 
3 Delta Data Carrier Detect ( delta_ DCD) 
---
, I ' The DCD line has changed its state 
--4 Complement of Clear To Send (comp_ Cts) 
-
Complement of CTS or E uals to RTS in loop back mode 
5 Complement of Data Set Ready (comp_DSR) 
-
ComQlement of DSR or e~al s to DTR in loo back mode 
6 Complement of Ring Indicator (comp RI) 
Complement of RI or equal to OUT I in loop back mode 
..._ 
-7 Complement of Data Carrier Detect ( com1•_ DC D) 
Complement of DCD or eg__ual to OUT2 in loop back mode 
Table 5 : Modem Status Register Description 
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Flow Chart Modem Control 
STA RT 
Input from 
command or 
signal from 
RS 232 
_ __..,.- RESETING the 
~ 
MSR state 
Figure 13: Flow chart of Modern Contro l Logic 
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Chapters 
Simulation & Testing 
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5.0 Development and Testing 
5.1 Introduction 
In this phase the design wil l be used to develop the module control modem, The design 
will develop using the Field Programmable Gate Array Gate (FPGA) software. From the 
design the modules wi ll be developed. l3y using the sollware we can develop, compile 
simulate and test the design J\ test bench pro ided by" Logic Simulator .. simulation tools 
will be used to teed inputs to the designed logic gates and generate the output wavefonns 
to verify the theoretical characteristics of the designed modem control. 
5.2 Module Development 
-CTSn 
-CLK 
-DCDn 
-DSRn 
-RESET 
-Rln 
• -MCR 11:01 
+ _ RTSn 
+ DTRn 
+ M SRp:OI 
h gurc t 4· Module Control 
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5.2.I Signal ( Pin Decriptions) 
.!in Name ----Type Pin Description ---- -
CTSn In Clear to Send, low active. Indicates that the modem is ready 
~ exchanged data 
DSRn In Data Set Ready low active. Indicates that the MODEM is 
.___ read)'. to establish the communication link with the UART 
Deon -In Data Carrier Detect, low active. Indicates that the data 
-
carrier has been detected by MODEM 
Rtn In Ring Indicator, low active. Indicate telephone ringing 
-
signal has been received by the MODEM 
RESET In One bi t input port. It is global reset signal. When it is active 
,__ high, most register and output signal are cleared. 
MCR 
. 
In 2 bit input register. It commands from processor in order 
.___ communication between with external device . 
MSR 
,._ 
--
Out 8 bit output register. It contain the status from external 
,__ device in order to communication with rocessor 
DTR - - - - --Out Data Terminal Ready. When low this informs the MODEM 
-
that UART is ready to establish a communication link 
RTSn Out Request to Send. When low, this informs the MODEMS that 
---
the UART is ready to exchange 
CLK --- In One bit input port. It is global clock signal. It determines the 
--
S£Ced of.JEc system in UART. 
Table 6 : Pin Description 
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S.2.2 Output Modem Control 
r r=-r--
i.i VHD! Simu141or [BfNCHIAOD!MJ • 'di . X ~\,,.._;-
6 .. ""' ~ ¥lt'Cbt ~ 
I Q 8 B • • • • ~ J!tJ }I ' • BEHCHMOOEM.\1ft .. 
( ) 
-
1»73: V_CW6X <• ' l ' ; 
0074: n a foc 25 ns; 
l»lS: V_CW 6X <• 10': 
0076: n it (Ol 25 iu; 
oon: md procm; 
0078: 
OO'!i: 
0090: 
0011: STillJl.r : pc ocm 
009'2: b'911l 
OOSJ: i _ llDIT <• ' I' : 
,.,~. •• v rmi;x <• •n •: 
~ ... 
!Qtue.11,111q ... 
*-it 
~tle.ltm1on coaplcte ... 
Gttt111q vamblu ... 
'-111q to t1at: 1000 Ill 
( 
~ 
( 
Figure 15 . Output Modem Control 
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S.2.J Brief Explanation 
Modem, MCR ( modem control register ) control the outputs state of DTRn and 
DTRn.Thc lines status of DCDn,CTSn.DSRn, and Rln nrc monitored by the 
MODEM control block and stored in MSR. 
MCR is set : 
DTRn < not MCR ( 0) 
RTSn < not MCR ( I ) 
Thus,MCR [I :0) - "00" the output will come out - " I I" which is it stand for RTS 
and DTR.When DTR low it infonns the MODEM that UART is ready to establish 
a communication link. When RTS low it informs the MODEM that the UART is 
ready to exchange data. 
For MSR when RESET I it clears register and control logic when inrut is 
high. When input for W CTS,W DCD,W DSR,W RIN 111 l""input 1t not 
changed and get W MSRI 7:0J "00000001t'' th is is because MSRRDN RE ' I 'at 
IOOns. 
When MSRRDN RE ·o· data tnput for 
"W CTS,W DCD,W DSR,W RI N " 111 111" and the output ' ill come out 
W MSRl7:01 ''OOOl I I l11"afkr IOOns .This 1s because bit 3-0 is set to I and bit 4-
7 as cornrlement forCTSn, DCDn.DSRn,Rln input. 
When MSRRDN RE . () . datn mrut 
for"W CTS,W DCD,W DSR.W l~IN ·oooo\ the out put wa ll come out 
W MSR 17.0I " 11111111 " ut 1 50 11~.for mrut 
"W T S,W I) 'D,W DSR.W RIN .. 110011" the output as W MSR 17 01 
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the output is W MSR 17:01 "00 101 11 l'' 
CTSn,activc low it indicates that the MODEMS is ready to exchange 
data.DCDn, active low it indicates thnt the data carrit!r has been detccted,DSRn 
active low indicates that the MODEM is ready to establish the communication 
link with the U/\RT.R ln, active low indicates that a telephone ringing signal has 
been received by the MODEM. 
If the processor ready to receive data it would reply by set MCR ( I) to logic 
I.Then DTR is set. UART is ready to receive and wait for signal that is DSR and 
DCD .. So we arc able to s<..-c hand shaking process. For more detail for output 
MSR,we refer to the MSR,MCR description, 
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MODEM Status Register (MSR ) 
Modem Status Register (MSR ) provides modem status informntion nf n control line. 
Bit Description 
0 Delta Clear To Send (delta_cts) 
' I ' The CTS line has chan cd its state 
---~~-~-~~----1 
Delta Data Set Ready (delta_DSR) 
'I' The DSR line has chan cd its state 
-~ -----------~-~ Delta Ring Indicator (delta_ RI ) 2 
' I ' - The RI line has chan 1ed its state from low to hi 1h 
-------1 
3 Delta Data Carrier Detect ( delta_DCO) 
4 
5 
6 
7 
' I ' The DCD line has changed its state 
Complement of Clear To Send (comp_ Cts) 
Com lement of CTS or E uals to RTS in loo back mode 
Complement of Data Set Ready (comp_DSR) 
Com_.Elcmcnt of DSR or c uals to DTR in loo..P back mode 
Complement of Ring Indicator (comp RI) 
Complement of RI or equal to OUT I in loop back mode 
Complement of Data Carrier Detect ( com1>_ DCD) 
Com lcment of OCD ore ual to OUT2 in loo back mode 
Table 7 : Modem Status Register Description 
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MODEM Control Register 
Hit 2 Bit l 
DTR 
flit 4 
r-B-it_7_,, Bit 6-l Bit~ 
_ o_--1..o o 
Bit 0 
0 0 RTS 
Table 8 : Modem control Register 
Loop back mode for testing (Bit 4), Auxiliary user-defined output Out2 (Bit 3) and Out I 
(Bit 2) are removed, because it can be implemented with in-system programmability (ISP) 
DTR: 
This bit controls the Data Terminal Ready (DTRn) output. 
DTR 0: force DTRn output to a logic I (normal default ) 
DTR-= t: force DTRn output to logic 0 
RTS: 
This bit controls the Request to Send (RTSn) output 
RTS- o: force RTSn output to a logic I (normal default ) 
RTs I: force RTSn output to a logic 0 
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5.3 Development of the Top Level Design. 
After the modules arc tested the development of the top level tk sign nrc initiated. The 
comprised of listening the module together to form one working top level module and 
compiling it so there will be no syntax error or what dc\'clopmc.:nt stage of the control. 
The layout of the top level design can be in the appendices section. 
5.4 Synthesis 
After the modules or entities arc descri bed, the next step is to synthesis the enti ties. It is a 
Process translation and opttmization in digital design. For example. layout synthesis is 
from of data that faci lities placement and routing, resulting in optimizing timing and or 
Chip size. Logic synthesis. in other hand is the process of taking u form of input 
(VHDL),translating it into a form a 13oolcan equations and synthesis tools specifics and 
then optimizing in propagation delay and or art:a. 
Af1er the VI IDL code is translated the optirni1.ation process can be performed based 
on constraints such as speed area power and go on. A ft er the synthesis process completed 
lhc whole module will be simulated to testify that behavior of modem control 1s correct. 
Sirnulation and lest done will be discussed 1n this section. 
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5.STest and Simulation 
5.5.1 Introduction 
Test and simulation arc carried out in the next stage or development. Test 1s 
conducted on module control to determine the workabili ty accord ing to their code. 
The test comprised of few steps which is syntax checking functional simulation 
and timing veri fication. 
5.S.2 Error Checking and Syntax Checking 
The coding is check for any syntax error, starting from the design entry which in 
form of I IDL (I lardware Description Language).This checking is done with all 
the modules by using FPGJ\ series l IDL editor. After syntax checking return no 
error the llDI. code then hcing added to the project. From this we can conclude 
the steps and more on to the next step of development that is synthesizing 
S.S.J Functional Simulation 
This simulation is done af\er the synthesis process is completed. The simulation 
11.:st at the functional level to testify the behavior of the control is correct. Thu. 
simulation is done by using event driven stimulator. Un
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S.5.4 Implementation 
In the implementation stage phase vcrilication of timing accumcy is done by 
using static timing analysis tool and this is important at gntc le\ d timing stage 
5.6 VHDL Design Verification 
The next step is simulation and it done after the model description is successfully 
compiled. A simulation can be done on either one of the following. 
• An entity declaration and architecture body pair 
• A configuration 
Then actual simulation commence on two phase. 
i) Elaborat ion Phase 
The entity expanded and lmked according to its hicmrchy, component urc 
bounded to enti ties in library and the top level 1s built us network of 
behavioral models is ready to be simulated. 
ii) lnitiali7.ation Phase 
Driving and eficctive values for all explicitly declared signals arc computed, 
11nplicit signal an.: signed vulues, process arc executed until they suspend 
and simulation time is set to 50 ns. 
In this design step the VI tl)L description for cm.:h motlull: of the control had been 
Created and ready to be s11nuluted to 111surc proper logic f'um;tmrmlity. By using scnpt file 
lhnt cun he generated from FP(il\ scnpt edi tor 1n order to do the s11nulat1on It 1 ~ u~c~ 
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text file as input which contains the header information for th1.: VI ll)l. filo such us port 
maps. 
S.7 Testing 
In order to determine that th1.: hardware devdopcd really works a set of test were 
done to each module or entities that involves. To get the expected result a set of data 
were chosen to be assign as the inputs values.The data will determine whether the 
entity working as it should be or not. 
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6.1 Problems 
During the development stage or the project there arc several problems faced and each 
will be described as below: 
I ) Learning_ Process 
The problem faced here is learning VHDL the languages will take time to 
familiarize with syntax and so on. Thus learning VHDL took much of time 
expected in developing the control. Much time spent on referring to manual 
on coding VI IDL instead starting writing the codes. The causes of th is 
problem lack of time to study the languages properly ,limited references 
available that time and not having the good foundation in programming 
language also contributes to this problem. 
2) Coding Problems 
Because of many modulates that involve, some time syntax error always occurs 
during writing the codes. This is due to the lacks of VI IDL programming 
knowledge and rclcrcnccs. One major syntax error that occurs 1s net list loaded 
with warning. This is cause by type mismatch of entity name with the declared 
name in component part or other entity. This problem easily solved by changing 
the name so it is identical 
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3) Limited Resources and References 
/\s well all know that VI IDL is a new langungc that getting much support from 
the industry. ft is a tool makes modeling hardware much simpler and easier. Thus 
resources are very limited on the limited on the VI IDL and its standard. There 
are much references book that available in store and library .I f it available the 
user level are for the advance user. This cause problem for beginner user. 
Besides that VI IDL are taught in faculty syllabus their although now the faculty 
just made we it as one of the compulsory subject for the student. 
4) Hardware and Software 
From the experience that I've been through develop VI IDL require much, firstly I 
suggest to used Xilinx Soflwnrc .But due to Xilinx Software I changed the use 
so fl ware to FPG/\ because or it easy usage and understanding 
6.2 Solutions and Recommendations 
To solves the problem faced, several of these solutions and recommended should be 
should be considered. 
a) Making VI IDL as a tolls foe developing hardware m faculty encournge students 
to developed hardware u~111g this tools for broadens their knO\ ledges of 
computer hardware. 
b) Improve the focilities of the lubomtory or set up u proper laboratory for hardware 
development 111 near future sn there will he no shortugc Ill skilled computer 
engmcermg computer students 111 future come. 
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c) Lecturer should always encourage students to involves in ~umput~r hardware 
project then move to software side hccausc it proven thnt nenrl~· hnlf student 
doesn't know that the computer hardware and architecture cry well. 
d) Improve the implementation gathering systems so finding resource much easier 
such having own fami ly library instead of a small document room 
e) Try to buy a new VI IDL tolls so the development not limited to a certain 
constrains buying software like Aldec Active HDL would be an advantage 
because this software can do simulation and synthesis much faster than the FPGA 
6.3 Future Enhancement 
The design of this controller is not perfect. For future enhancement the arc fow feature 
can be added such as 
i) Move compatible for other hardware also such as thumb reader. 
ii) Modify the cont roller so it can support other hardware peripherals so it can 
function as one. 
iii ) Clean up the coding so there will be no delays created due to their prefect 
codes. 
iv) Try to implementing it by downloading into FPGA chip and test 1t to 
dctcnninc the functionally of the chip. 
1 lowc er, future development of the cont roller should not only constraint~ to this 
design only but depend on the needs. 
77 
Un
ve
rsi
ty 
of 
Ma
lay
a
Chapter 7 
Conclusion 
Un
ive
rsi
ty 
of 
Ma
lay
a
7.0 Conclusion 
In conclusion the project had taught me a lot starting with the proposal of such 
project and managing in now to conduct the project so it cover nil the objectives within 
the given time. Second time management without proper time management this project 
would never be completed on time but I've made it with little trouble. 
Experiencing the use of VI IDL in model ing a controller leaves me with much benefit 
for the future come. The languages arc tool that made the simulation of model behavior 
much easier for user through the graphical output, which easier to face any fault in the 
design. 
With help of friends that always around, every problem encountered hcing resolve 
through discussion. This problem wi ll be discussed in the next section with solution und 
recommendations for future use. 
I !ere I've learned that developing source code for certain hardware arc more complex 
then software such as muhime;:dia package;: because 1t in olve every situation that mvoh c 
an electronic circuit. Though the result from arc true but not in real lite. This is because 1t 
depends on the ci rcuit 111 the hardware that can affect the output data. 
In whole development modem control using VI IDL guvt! me one useful experience 
for me I've lcurned the techmque of des1gnmg nnd dcvclopmg hurd\ nrc that I cannot 
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learn in maJonng in gcm:ral With this I can apply the ~11mvkdgl' of d~rll~~ni~ that r ~ 
learned 111 class to develop such ha1d\\an; 
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